Regviz

Atmel /ATSAM4S4B /MATRIX /MATRIX_SCFG[1]

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MATRIX_SCFG[1]

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Atmel/ATSAM4S4B/MATRIX/MATRIX_SCFG[1]#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0SLOT_CYCLE0 (NO_DEFAULT)DEFMSTR_TYPE 0FIXED_DEFMSTR 0 (ROUND_ROBIN)ARBT

ARBT=ROUND_ROBIN, DEFMSTR_TYPE=NO_DEFAULT

Description

Slave Configuration Register

Fields

SLOT_CYCLE

Maximum Number of Allowed Cycles for a Burst
DEFMSTR_TYPE

Default Master Type

0 (NO_DEFAULT): At the end of current slave access, if no other master request is pending, the slave is disconnected from all masters.This results in having a one cycle latency for the first access of a burst transfer or for a single access.

1 (LAST): At the end of current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it.This results in not having the one cycle latency when the last master tries to access the slave again.

2 (FIXED): At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED_DEFMSTR field.This results in not having the one cycle latency when the fixed master tries to access the slave again.
FIXED_DEFMSTR

Fixed Default Master
ARBT

Arbitration Type

0 (ROUND_ROBIN): Round-robin arbitration

1 (FIXED_PRIORITY): Fixed priority arbitration

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data